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Computer-Aided Test Flow in Core-Based Design 
V. A. Zivkovic, R. J- W. T. Tangelder and H. G. Kerkhoff 
Abstract: This papcr copes with the test-pattern gcneration 
mid hitl cuverage determilintion in the core-based design. 
'l'hc basic corc-test strategy that one has to apply In the core- 
liiiwd design is  stated in this work. A Compuier-Aided Test 
(CAT)  flow i s  propcsscd resulting in accurate fault coverage of 
embedded cores. T h e  CAT flow is applied tu a few cores 
rvilhiii tlic Philips Core Test Pilot IC project. 
core pravidcr. The determination of  accurate faull cnvcragc 
in  this environment is also included in thc ihird section. 
Tho core-based test flow has been applied to a Philips pilot 
IC and the rcsults are presented in scction IV. Scction V 
concludes thc paper. 
Thc developincnt of scmiconductor technology in recent 
years arid thc strong expectation, that this ircnd will 
l'urbcrmorc conrinuc, ciiahlc the design of complete 
sysrcnu-on-chip (SOC). In order to use the design 
rcsourccs in  an efficient manner while building such 
systcms, a iicw design style, Core-based design, has been 
estatilislied. The main point of the Core-bascd design style 
is  thc integration of reusable, parametrized blocks, so 
cdlcd cows. Corcs, also described as IP's (Intelleciunl 
Properly), modules or Mocks, can appenr in  hard  iny you^), 
firm (nctlist) or soft (RTL-lcvcl) form. Core-based design 
has Icd the IC dosign cc?!nmmity into hvvo groups: cow 
providcrs and corc users. One of thc challengcs facing 
design and test engineers in this kind of environment is the 
elaboration of IL comprehensive tcsl strategy. The 
itnportance of manufacturing tests for these devices is w r y  
obvIous if one has their astonishing complcxily in mind. 
'I'liercforc, special attention has to be paid to design-for- 
tcstnbility (DfT) circuitries and test pattern generation of 
such complex circuits. An efficient high-coverage test 
approach is crucial to ensurc that only good products will 
hc shippcd to lhc customers at rensonnble test costs. 
'['here have bccn a number of academical and industrial 
approaclies to tackle this problcm such as the ones 
described in [ 1-51, etc. In order l o  establish the worldwide 
stnndardisation regarding the core-test, a number of 
companies discuss IEEE PI500 161. 
This paper is organised 8s follows. The sccond section 
outlines briefly the core-based test described within the 
Philips Core Test Action Group - CTAG [7J. Next, the 
basic flow of the test-pattcm gencration in an embedded 
core environment i s  explaincd rrum the point of view of the 
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The principal motive for core-based design imd test is 
the timc-to-market rcduction. Hence, the precomputcd tcris 
for manufaciuring defects should be linked to the cores. 
Them arc new challengcs [5 ]  that must be tackled if anc 
applies core-bascd tmt. First, the description of all tcsi-data 
aspects of the core such as test protocols, patterns, niodcs, 
etc. must bt: available. Second, there must be DIT 
techniques availablc that are suited for thc corc-based 
design style. Finally, test expansion of core-level tests into 
IC-lcvcl tests is rcquired. The final goal is high fault 
coverage constraincd with the lcast nuinber of patterns and 
the least arca for DFT. 
Usually, tho corcs are embedded, i.e., the pins of thc 
cores are not neccssady the IC pins. Thcrcforc, thc 
boundary-scan test standard can not bc used dircctly For the 
core test resulting primarily from the access probletn. Thc 
core-test standard [73 copes with the test-access mechanism 
using so called iesr-shells, which are wrappcd around each 
core (Fig. I ) ,  isolating in that way the core from the rest of 
the system. Thc inner part of the corc is labclled IP. The 
term "core" is now related lo the IP equipped with thc kst- 
shell. 
- ..... -. .. . . . . 
Fig, 1 I The behavioural view of Ihe test-shell 
There are four basic modes of the test shell: 
- Function Mode; this is for normal operation of tlic 
circuit, i.e., the tcst sheit is aansparent. 
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IF rest mode; the IP surrounded with this test shell is 
now bcing tested. The test-shell ensures that the test 
stimuli coming from thc IC inputs are transported to 
the IP modulc under test and vice versa, i.e., that the 
tcst responses are transported from the IP module to 
the IC outputs. 
Interconnect test mode; in  this case, thc 
interconnections and the glue logic between the cores 
me tcsted, The test stimuli from the IC level for the 
intcrconnc;ction logic succeeding’ the outputs of the 
core are brought via the test shell: On the other hand, 
the test responses that C O ~ C  from intcrconncction logic 
i n  front of the inputs of the test-she11 are captured and 
(ransported to the IC level. 
fiypclss mode; haw, the test stimuli for the other cores 
are transported via thc test-shcll. 
Thc previously described modes are applied to the test- 
sticll only, and thcy do not dcpcnd on any test mode of thc 
IP surrounded with that tcst-shell. 
Follriwing thc abovc drawing and explanations, i t  i s  
ohvicius Ihiit thc Icsl-shell .consists of flip-flops connected 
into scan chains, multiplexers and some logic. Of coucsc, 
the actual imptamentalion of tlic tcst-shell is flexibtc and 
clepends oti the optiinisation of the area and throughput. 
The test-shell modes arc controlled via a standardiscd test- 
control mechanism (TCM). Marc details regarding the 
corc-icst can be found in  171. 
111, BASIC CORE TEST STRATEGY 
The result of the test pattern generation for a core has to 
bc slraighlcorward in order to simplify the usage for the 
core user (“plug and play”). Thc tcst-data acccss circuitries 
cxprcsscd as the test-shells enablc thc cxccutian of thcsc 
test patteriis ,with rcspcct lo the core under test. The DfT 
circuitries from the test shcll that are used to isolate inputs, 
outpiits and input/output pins of the cores are shown in 
Fi.gs. 2, 3 and 4 respectively [8]. 
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Fig, 2. The DfT input structure 
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Fig. 3. The DfT output structurc 
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Pig. 4. The circuitry for J/O isolation 
The additional logic in Fig. 4 i s  necessary since during 
the IP-test mode, the on-chip bus must not influence the 
cores. This is provided with the i/o-tcst signal forcing the 
tristate buffer into Zstate. 
The flip-flops in the above circuitrics u e  connected into 
scan chains and they can be uscd for test-stimuli 
application or test-response capturing. The uscd DfT 
structures remind on the circuitries from the boundary-scan 
tcchniquc [g]. Neverthclcss, thcre is strong difference 
between them because of the two reasons. First, the corc- 
test verifies the interconnections bctwccn the cores RS well 
as their internals. Second, the number of cxtra pins on thc 
boundaries of the cores is not limited as is in  the case or thc 
boundary-scan standard. The cores are still to be designcd 
and one is free to use as many pins on the boundary of the 
core as required. 
However, similar to the boundary-scan test where the 
chips are manufactured and tested, thc cores must also 
comc with generated test patterns resulting in accurate and 
high fault coverap, This i s  the task of the core provider, 
and honco tho cor0 user knows what lo expect. 
71 6 
'I'he fault coverage of the core is related to the fault 
coverage of the IP equipped with the lest shell. However, 
one is not free to generate the tcst pntterns and calculate the 
fault cavcragc by simply running the ATPG on Ihc core. 
The reason for this is that the c a m  are embedded and the 
tcst-shells mound lhe corcs have different modes with 
forced values on input pins, Therefore, it is necessary to 
splil lhe ATPG run according to the diifcrent test-shell 
morlcs. The tcst gencratioii for thc inner part of the core 
(11') will b e  carried out when thc test-shell has a controilcrl 
value sct for the IP-test mode. 1P test pnttcms will not 
covcr liie faults in the test-shcll and gIue logic. These faults 
can bc dctccted during the intCKCOnneCt test. Hcnce, another 
ATPG run is required when thc control signals of the tes1- 
shell are fixed for the inlerconncction tcst m d c .  Of course, 
the intcrcon~icctinns between the cores and gluc logic are 
iuiiior part of the design and they will  require fewcr test 
paLterns compnred ta the IP test. Thc actual test patterns 
i~nd exact fauit coverage of the embedded core will bc then 
obtained by combining these two patterns. 
l'hc core-hascd test generation flow that results in Ihc 
corc patlcms and determines the rcal fault coverage for any 
environtncnl in  which h c  corc can be cmbedded is shown 
[ IO] ,  [ I l l  in Pig. 5 .  The flow proposed in this paper i s  in 
Eull agreement with the CTAG standard. All CAT tools in 
this [low are developed with features to ease the core-based 
tcst flow. Hence, the Bow is highly automated. 
ATPC A T P C  
i process 
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Fig. 5 .  Thc ncw proposcd Camputcr-nidcd-tcst flow [IO], 11 I ]  
This flow can be regarded in thc rollowing way. Thc 
"core.v" and "testshel1.v" are scannable netlists of the core 
and test-shell netlist, respectively. According to the 
previous explanation, two ATPG runs are rcquired in order 
to generate the test patterns for the IP and the tcst-shell. By 
combining them, one will obtain the patterns that can be 
used to tcst the complete core (Fig 6). 
ATPG run1 for the IP netlist: top-1evel.v 
MPG run2 for thc testshcll netlist: tcslshel1.v 
Combine the two patterns i- I - 
Fig. 6. Care tcst scheine 
A pattern verification tool calculates thc real h u h  
coverage of the corc by applying the patterns to the corc. A 
test assemblor can subsequently generate simulator test 
benches for many 'simulators with both stimuli a n d  : 
response information. 
The flow dcpicted in Fig. 5, carricd out by the core 
provider, providcs the core user with the test patterns and 
tho fault coverage of coch core in the chip. The COFC user 
nuw only has to expand thc core tcst pattcrns and to 
implcment ihe top-levcl infrastructure by the test-pattern 
expansion tool [SI. 
1v. RESULTS 
The pruposcrl CAT flow for the test-pattcm generation 
and exact fault coverage calculdons o€ the cores havc 
bcen applied 10 a Philips pilot IC project chip of which the 
main characteristics arc shown in Table I. 
number O F  cores 
complexity 
--- - 1  I number of the test-patterns I 3500 
size of the largest core 1 size of the smallest core 1 i.: ZL] 
The fault coverage of thc cores varies betwecn 98.5 ilnd 
99.94 %. The obtained results are much better as comparcd 
to a chip of similar complexity and futictionality RS 
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rcported in 1121 with thc average fault coverage of 91% and 
inorc thnn 4000 patterns. Note that the number of test 
piitlcrns is ubtained arter simple addition of the Lest patterrls 
of cach care. Hence, the tcst patterns haw stilI to be 
cxpanded and compressed. However, i t  will not increase 
tfx number of test patterns, since only the test-protocols 
will be changed, not tIie test data. 
The DfT area overticad, anolhcr canskitint that has to be 
taken i~ i to  mcouiit, was also quite Low. It amounted to 7.7% 
O F  h e  toral chip area. 4.5% is duc to the core internal DfT 
arid 3.2% results to thc test-shells around thc core which is 
quitc acceptable. I t  has hecn noliccd during [be design that 
i he  small sizcd cores require relatively larger area for  D f f .  
This occiirs sincc thc test shell has the most impact on n 
sniali core with many ports. The DiT area overhead for thc 
smalicst core is 30.2% while (lic area overhead due to the 
lest shell h r  the largest core was only 0.5 %. Therefore, 
further improvement of the core test Strdtegy will focus 011 
reducing dic D f f  area overhead for the smaller cores. Of 
course, that reduction may not influence the already 
achieved efficiency in terms of the test patkrns and fault 
covcragc. 
v. CONCLUSION 
Thc hasics or the core test proposed by Philips CTAC 
grauli is explained in this paper. The so-called test sbell is 
introduccd providing the infrastructure for tbc test and 
isolation ul‘cmbedrled cares. The test of thc ombedded core 
consists of the test of thc inner part of the core (IP test) and 
the tcsi o i  ib inlcrconnection together with the tcst shell. 
‘rile :iutomatic test-pattern genoration flaw according to the 
care test lias been proposed aid implemented. It results in a 
ICSL pittern set mid accurate fault coverage o f  the core that 
can hc uscd in an arbitrary environment. The proposcd flow 
has been used in the Philips pilot IC project. Thc obtaincd 
rcsulls with respect to the number of thc test patterns und 
ilic fault caveragc W C I ~  better compared to anothct similar 
design that has been donc at thc other place. Also, tho total 
i3fr arc8 overhead was quite acceptable. 
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